Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLC5620 CLK conditions

Other Parts Discussed in Thread: TLC5620

Dear Sirs,

Please tell me the risk is assumed , if you do not meet the recommended operating conditions of the CLK of TLC5620 .

Operating conditions in the product the customer. ⇒ 1.8MHz

Recommended operating conditions in the data sheet. ⇒ 1MHz (Max)

Best Regards,

Y.Hasebe

  • Hasebe-san,

    Great thanks for promoting the TLC5620 at your customer and TI DACs as a whole. We appreciate your company's efforts.

    Operating any device beyond the maximum specified operating conditions cannot be guaranteed. To be direct, risk is assumed when operating the TLC5620 with a higher SCLK than specified in the recommended operating conditions table. The biggest concern is that testing such a parameter on a single device and observing success should not be considered sufficient evidence for success across all devices. Extensive characterization is required to certify such behavior.

    If you can share the parameters of your customer's application we can try to recommend another DAC that can accommodate their requirements.

  • Hello, Kevin-san,

    Thank you for your answer.

    I understand it.

    However,the customer has been asked to issue or risk is considered in detail.

    Please let me know if there is such a phenomenon is assumed.

    Best Regards,
  • Yoshiki,

    In all likelihood the risk is simply that the device will either be completely unresponsive or it may just miss some clock edges. In either case it's going to result in unexpected behavior at the output. I do not anticipate that it would permanently damage the device.