Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

  • State
  • Locked Locked
  • Replies 2 replies
  • Subscribers 47 subscribers
  • Views 520 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

How connet the Dac TLC5602 with mi Uc Pic18

Luigi Ceda
Prodigy 10 points
Other Parts Discussed in Thread: TLC5602, DAC0800

Hi ! , Guys , I was reading the datasheet but i dont understand the the following sentences:

The following design recommendations benefit the TLC5602 user:
Physically separate and shield external analog and digital circuitry as much as possible to reduce system
noise.

Use RF breadboarding or RF printed-circuit-board (PCB) techniques throughout the evaluation and
production process.


Since ANLG GND and DGTL GND are not connected internally, these terminals need to be connected
externally. With breadboards, these ground lines should connect to the power-supply ground through
separate leads with proper supply bypassing. A good method is to use a separate twisted pair for the analog
and digital supply lines to minimize noise pickup.
Use wide ground leads or a ground plane on the PCB layouts to minimize parasitic inductance and
resistance. The ground plane is the better choice for noise reduction.


ANLG VDD and DGTL VDD are also separated internally, so they must connect externally. These external
PCB leads should also be made as wide as possible. Place a ferrite bead or equivalent inductance in series
with ANLG VDD and the decoupling capacitor as close to the device terminals as possible before the ANLG
VDD and DGTL VDD leads are connected together on the board.


Decouple ANLG VDD to ANLG GND and DGTL VDD to DGTL GND with a 1-μF and 0.01-μF capacitor,
respectively, as close as possible to the appropriate device terminals. A ceramic chip capacitor is
recommended for the 0.01-μF capacitor.


Connect the phase compensation capacitor between COMP and ANLG GND with as short a lead-in as
possible.


The no-connection (NC) terminals on the small-outline package should be connected to ANLG GND.


Shield ANLG VDD, ANLG GND, and A OUT from the high-frequency terminals CLK and D7–D0. Place
ANLG GND traces on both sides of the A OUT trace on the PCB

I have to make a waveform generator and I follow the sentences one but I failed.

too , i have a DAC0800 but the tlc5602 is quicker than dac0800 and i need 11 Mhz more or less

Sorry , my english is not very strong.

Regards.

  • 0
    TI__Mastermind 46290 points

    Hi Luigi,

    I apologize for the delays in getting you a response. I have been out of town and this post got buried. This product actually belongs to the high-speed data converters group, so I will move this post to their forum so they can get you a response.

  • 0
    TI__Genius 17320 points

    Hi Luigi,

    Which part of these statements did you not understand? I can try to paraphrase the individual sections...

    These statements are essentially saying that ANLG GND and DGTL GND are not internally connected in the chip. Therefore, you must connect them externally on your board. You cannot keep them separated. The statements describe the best ways to do that. They also describe how to place the capacitor between COMP and ANLG GND and what to do with the no-connection pins.

    Regards,
    Matt Guibord