• State Resolved
  • Locked Locked
  • Replies 2 replies
  • Subscribers 49 subscribers
  • Views 489 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS6142-HT

Brian Tate
Intellectual 355 points

This is a 65Msps device, but the curves in the datasheet (Figure 29) go to 125Msps. My customer would like to know if the device will operate to 125Msps, with the understanding that the performance will be degraded.

  • 0
    TI__Mastermind 29655 points

    Hi Brian,

    From the datasheet, the ADS6142-HT has a max input clock sampling rate of 65 MSPS (p. 7), but the 125 MSPS is the highest sampling rate/speed for the CMOS and DDR LVDS outputs (refer to the output clock sampling rate ranges on p. 12), i.e. the two sampling rates mentioned above refer to different things. On Figure 29, the title indicates that the data is taken by sampling either a DDR LVDS or CMOS outputs.

    The max input clock sampling rate remains 65 MSPS.

    Michael

  • 0 in reply to Michael Lu (Santa Clara)
    TI__Expert 4420 points

    Brian, just to clarify. The ADS6142-HT max. sampling rate is 65 MSPS as stated in p.7 of the datasheet in the "Clock Input" section. The confusion here is because there are some commercial devices (not rated for high temperatures, but with sampling frequencies up to 125 MSPS) that were related to this datasheet and therefore, the figures in p. 29 and p. 30 were inherited from those devices. We will add a note or some other type of clarification to the ADS6142-HT datasheet to make sure that is clear that the figures should only be used up to the max. 65 MSPS rate.

    Hope this answer your question and thanks for bringing this up to your attention,

    JV