Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

  • State
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 1140 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS5282 EVM to Zedboard (Xilinx Zynq) reference design

Vidya Vasudevan
Prodigy 155 points
Other Parts Discussed in Thread: ADS5282

Hello,

I'm using ADS5282 for an Ultrasonic application. The controller in this system is a Xilinx Zynq SoC on a Zedboard. I'm looking for a reference design that would help me get started with the integration.

Is there any such design available for ADS528x series that I could use?

Thank you.

Vidya

  • 0
    TI__Mastermind 29220 points

    Hi,

    Our TSW1400 capture card is based around an Altera FPGA and the TSW1405 capture card is based around a Lattice FPGA.  The older TSW1200 capture card was based around a Xilinx FPGA, which was Virtex4 at the time.  (We wouldn't have code specifically for th Zynq.)  The Xilinx has cells that make it easy to interface to the DDR LVDS data from the ADC, particularly the IDDR cell that latches the data on the rising and falling edges of the DDR clock and the IDELAY cell that can be adjusted to meet setup adn hold time into the IDDR cell.  Please see the attached sketch of how the interface from the ADS5282 was done in the TSW1200 Virtex4.   You would have to use the static timing analysis tools from your FPGA development tools to determine the IDELAY tap settings that would close timing for your interface into the Zynq.

    After latching the data from the ADC, there remains the job of deserializing the data from one LVDS signal down to the parallel bus of 12 bits.  The sketch also shows how I chose to do that in the TSW1200, making a shift-register chain of flipflops and using the Frame Clock (sometimes called ADCLK) to know when to move the data from the shift register into the parallel register.  After the data is converted back into 12bit samples, you are free to do what you will with it in your FPGA.

    Regards,

    Richard P.