Because of the Thanksgiving holiday in the U.S., TI E2E™ design support forum responses may be delayed from November 25 through December 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLC7524 basic question

Other Parts Discussed in Thread: TLC7524

Hi,

I would like to ask you basic questions about TLC7524 as below.

Q1) propagation delay timing

       I do not understand well about the start timing of the delay. There describes the start timing is "digital input" on the datasheet.

       Does "digital input" mean the input of "DB0-DB7" data, right? (Please see below signal chart.)

Q2) In case of "CS=L and WR=L fixed using"

       In case of both CS and WR = L(fixed),  the output analog signal will be changed after 80ns(max, =propagation delay) when DB0-DB7 is cahnged. Is my understanding correct?

Q3) CS=L, WR=L, Data changing cycle is 100nSec

       Does the device work correctly with above condition?

 

Thank you very much for your advice in advance.

Best Regards,

  

  • Takumi Suzuki1 said:

    Q1) propagation delay timing

           I do not understand well about the start timing of the delay. There describes the start timing is "digital input" on the datasheet.

           Does "digital input" mean the input of "DB0-DB7" data, right? (Please see below signal chart.)

    This timing describes the time between when a latch is triggered by the digital interface to when the analog output has risen to 90% of the final value. For the mode of operation you have proposed in this post, digital input means the input of DB0-DB7 - so you are correct.

    Takumi Suzuki1 said:

    Q2) In case of "CS=L and WR=L fixed using"

           In case of both CS and WR = L(fixed),  the output analog signal will be changed after 80ns(max, =propagation delay) when DB0-DB7 is cahnged. Is my understanding correct?

    Correct.

    Takumi Suzuki1 said:

    Q3) CS=L, WR=L, Data changing cycle is 100nSec

           Does the device work correctly with above condition?

    I believe this is correct. This is an old part, though, and I do not have a test set up to confirm with bench results at this time, though.

  • Kevin-san,

    Thank you very much for your explanation!

    I understood well.

    Thanks a lot,