Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

The question to read the values form ADS7953

Other Parts Discussed in Thread: ADS7953

Hola,

We have a question to read the values form ADS7953.

We configured SPI clock = 10MHz, but we always need to send “three command frames” to get the values.

According to the TI’s feedback, one channel spent 3.28us at one time, but the time is 64us now.

Could you kindly share us your experience about reducing SPI I/F reading time ? Thank you.

  • Hola,

    Can someone help this?

  • Hola,

    We have a question to read the values form ADS7953.

    We configured SPI clock = 10MHz, but we always need to send “three command frames” to get the values.

    According to the TI’s feedback, one channel spent 3.28us at one time, but the time is 64us now.

    Could you kindly share us your experience about reducing SPI I/F reading time ? Thank you.



  • Hello Jacky,

    Thank you for the details shared in your post.

    In order to suggest a solution I will need following information:

    1. The ADS7953 has 3 functional modes. In which mode do you intend to operate the device in your application? The two additional command frames are only required when transitioning from one mode to another. This has been explained in detail here: https://e2e.ti.com/support/data_converters/precision_data_converters/f/73/t/307340. Once the required mode is entered, new data can be collected with every subsequent frame.

    2. In the above images there is a reference to different releases of ADC API. Could you please clarify if these are customer API's or were these received from a TI source? The ADS7953 device itself is capable of 1Msps data conversions and transfers. However, if the conversions are triggered from higher layers of software there tend to be such delays. A system block diagram and software flowchart would help understand this better.

    3. Please check if there is linear variation in the observed timings when you change the SCLK frequency from 10MHz to 5MHz. If possible could you share oscilloscope capture for one ADC measurement with SCLK,  SDI & CS from CS falling edge to CS falling, for the two cases?

    Could you please also share details regarding the application and opportunity size?

    Thanks.

    Regards,

    Sandeep