Because of the holidays, TI E2E™ design support forum responses will be delayed from Dec. 25 through Jan. 2. Thank you for your patience.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC124S051-timing of SCLK and CS

Other Parts Discussed in Thread: ADC124S051

Dear specialists,

  Please let me ask you two questions about ADC124S051.
 
  1) I understand that tCSU and tCLH are the parameters to be related to
     the falling edge of CS and  the rising edge of SCLK
    (page6 and page7 in the data sheet).
     In addition,I understand that there is no limitations of between
     the falling edge of CS and the falling edge of SCLK.

     When the relation between the falling edge of CS and the falling edge of SCLK
     is as waveform1 in attached file, is there any problem?


  2)The current power supply OFF timing is as waveform2 in attached file.
      Is there any problem?

7558.Waveforms.xlsx

 
Best regards.
Tsuyoshi Tokumoto