• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 803 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS6128/29 in Tina

Yahong LIU
Prodigy 20 points
Other Parts Discussed in Thread: ADS4128

Hi, 

I am using ADS4128/29 in Tina, but I can't find the out pin of this chip, just like the following picture showed.

Could you please tell me the right using of this chip?

Thanks,

Yahong

  • 0
    TI__Guru* 91957 points

    Yahong,

    For the ADS4128, in LVDS mode, the data outputs are on pins 37-48 and the output clock is on pins 4 and 5. For CMOS mode, the data is on the same pins and the clock is only on pin 5. This is an analog-to-digital converter. Is this what you are looking for?

    Regards,

    Jim

  • 0 in reply to jim s
    Prodigy 20 points

    Hi Jim,

    Thanks for your reply. I mean I can't  find the out pin of ADS4128 symbol when I draw the schematic in Tina. There are only 5 pins of this symbol, INP,INM,CLKP, CLKM,VCM, and GND. Where is the output pin of this symbol?

    Thanks,

    Yahong

  • 0 in reply to Yahong LIU
    TI__Guru* 91957 points

    Yahong,

    The IBIS models were just for the io pins and did not include the sample clock and analog pins and vcm.   But the datasheets had detailed schematic representations of the clock and analog inputs suitable for a spice or Tina simulation so these were captured into Tina models.  Right out of the datasheets.   Thus there is no overlap between the Tina models and the IBIS models.   IBIS is the digital I/O, Tina is the clock and analog inputs.   There would be no ‘output’ from the Tina models.  Inputs only.  The idea was to have something to let the driver and filter be modeled with an accurate representation of the ADC to finish the path, including the vcm termination after AC coupling and the sampling glitches from the clock back through the analog pins.  

    Regards,

    Jim