This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS54J42 JESD204B Subclass 0 support

Other Parts Discussed in Thread: ADS54J42

Hello-

For our application we do not need any synchronization between ADC ports.  It is unclear from the datasheet whether or not the ADS54J42 supports JESD204B subclass 0. Does it?

And if that is the case, what should and must we do with the SYSREF input on the ADC?

Thanks and Best Regards,

-Tim Starr on behalf of BA@CS

  • Tim,

    Per the data sheet, this part supports subclass 0. I will check with the design team on how to connect this input.

    Regards,

    Jim

  • Tim,

    For SYSREF, just place a 100 Ohm resistor between the P and N signals. The following register writes will be required: 

    0x0011 0x80 // select master page

    0x0054 0x80 // Enable manual sysref

    0x0053 0x01 // Set and reset sysref via SPI for two times

    0x0053 0x00

    0x0053 0x01 // Set and reset sysref via SPI for two times

    0x0053 0x00

     

    This replaces internal sysref.

     

    Regards,

     

    Jim