• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 598 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS7040 Offset Calibration on Power-Up

RM1
Prodigy 100 points
Other Parts Discussed in Thread: ADS7040

Will the ADS7040 perform an offset calibration on power-up if chip select is held low?  In my design, CS is low at power-up, for at least 16 cycles of SCLK, but there is no "first CS falling edge" (figure 37 in data sheet).  CS is low from the get-go.  After 16+ cycles of SCLK, then CS goes high and normal operation begins.

first CS falling edge

  • 0
    TI__Mastermind 35540 points

    Thanks for your query.

    I apologize for the late response. The ADS7040 will initiate the offset calibration on the first falling edge of /CS after power-up, if no falling edge on the /CS is detected, the offset calibration will not be able to initiated. The calibration will be completed if the /CS pin remains low for at least 16 SCLK falling edges after the first /CS falling edge. Thanks.

    Best regards

    Dale Li