This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW14J50EVM: Firmware source code availabiliy

Part Number: TSW14J50EVM
Other Parts Discussed in Thread: ADC12J4000, TSW14J56EVM


is the complete source code for the Firmware (bitstream and C-code) available to customers?

I want to read out an ADC12J4000 at full speed (preferably) and was looking at TSW14J50 or TSW14J56. However I am a bit concerned if this hardware would be easy to manipulate for further applications or if it is basically limited to the capture function due to the low-end FPGAs on the boards? I basically want to do some data processing with the 4GSPS data stream, send out data via SPI. I and am looking for an affordable solution to achieve that.

Regards, Rolf

  • Hi Rolf,

    The TSW14J50 source code is not publically released.

    The TSW14J56 firmware is released on the TSW14J56EVM product folder on  You can download this in the Order Now section.

    For the ADC12J4000 at full sample rate, the throughput would be 12b x 4Gsps = 48Gbps.  None of our capture cards can stream data this fast.  Most SPI interfaces only run up to 100Mbps - you would need a very wide SPI bus to do this.

    The FPGA on the TSW14J56 is actually a fairly high end Arria V GZ.  However you may be limited to the IO options.  If you want better access to the data coming from the JESD204B IP, I would consider a platform from the FPGA vendors that may have the optical and PCIe ports available.

    Do you need all 4Gsps or is your signal of a smaller BW and you can use the decimation features to reduce the output data rate to something more inline with your signal BW?