Please confirm that Figure 19 in the February 2007 version of the datasheet has an error in the Timing Diagram. The truth table and note seem to imply that the last 14 bits that are clocked in will be latched into the DAC when CS goes high. This seems logical. The Timing Diagram shows an extra data bit and clock. This contradicts the Truth Table information.