We are using TI ADC part ADC08200 in one of the analog project (attached datasheet). Input to the ADC is analog pulse signal, digital output connected to FPGA. We are observing settling time of ADC around 90ns. Kindly let us know, how to reduce settling time ADC to around 10ns..