• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 638 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC38J82EVM: CPLD can be configurable and roll back?

kyt
Expert 2355 points
Part Number: DAC38J82EVM


Hi,

Is it able to configure or program CPLD(U1/5M80ZT100) on the DAC38J82EVM?

 

If it can be configure, we try to set NCO reset sequence through SPI interval.

 

CPLD can configurable and disclosure  default setting binary file because of initialize?

 

Regards,

 

kyt

  • 0
    TI__Guru* 79334 points

    Kyt,

    It is possible to modify the CPLD rtl code according to your system requirement and re-program/flash the new firmware to the CPLD. You will need the Altera Byte Blaster or USB Blaster and the Altera CPLD programmer tool to do so. The Altera CPLD programmer should be available on-line for free.

    Please refer to the link below for the raw CPLD source code. Please note that we cannot further support you on the modification of the CPLD code. All further programming of the firmware are at your own risk and TI is not responsible for potential EVM damages

    e2e.ti.com/.../1890999 cpld#1890999

    You should be able to program default SPI register mapping to program the SPI bus of both DAC and LMK clock chip accordingly.

    -Kang