Hello,
I am using a FMC204 with DAC5682z in my project. I have interfaced it with Virtex-7 FPGA board. I am generating a clock from the FMC chip and feeding it to MMCM to generate the CLK (250 MHz DDR) and CLKDIV (125MHz) for OSERDES. I use OSERDES to generate Data, Sync and DCLK. I am trying to generate a 1MHz square wave on FPGA based on CLKDIV using counters. Output pattern is xAAAA and x5555.
I configure the AD9517 chip on FMC through a microblaze SPI which would generate the CLKIN(500MHz) and also sends ref. Clk to FPGA. Then I do the following steps for DAC configuration:
- Reset DAC by configuring CPLD of FMC.
- Set DLL_Restart bit (Config 8)
- Config1 = x10 or x00 (Even tried various FIFO_offset configs)
- Config2 = xC0 or x80.
- Config3 = x40
- Status4 = x00
- Config5 = x02. (PLL_Bypass)
- Config6 = x0E (PLL_Sleep)
- Config7 = xFF.
- Config9 = x00.
- Config10 = xC8 (According to datasheet)
- Config11 – Config15 = x00.
- Send a signal to FPGA from Microblaze to generate DCLK. Sync and Data is not yet enabled.
- Check the status registers. (Fifo_Error is already present)
- Restart DLL (Config 8). DLL Lock is verified from Status0 read.
- Send a signal to FPGA to enable Data and Sync signal flow simultaneously.
- Keep monitoring Status0 and Status4 in microblaze. (Clear to x00 and read after a delay)
After following this procedure, I could see the FIFO_err bit is always set and I am not able to come out of the error. I have tried with various modes of Dual DAC and single DAC. Only in Single DAC mode with FIR disabled and SW sync, the Status4 returns 0. But the waveform would still be not the expected square wave.
I would be really glad if you could provide some help regarding this.
Thanks in advance,
Abhijith