We use an ADC12J4000 with a periodic SYSREF (about 2.56??Mhz) strictly synchronous with DEVCLK (about 4Ghz) through using a device similar LMK048??.
The periodic SYSREF is a clock with 50% duty-cycle. We can't change the duty-cycle.The number of periods DEVCLK is bigger than the number min of 8 periods DEVCLK in the datasheet during a state '1' of SYSREF .
The SYSREF is a sub-harmonic of the LMFC internal timing.
In the SYSREF Capture Control and Status, the SYSREF Capture is OK (no dirty)
What happen to the synchronism between SYSREF and LMFC? Can ADC12J4000 lose this synchronism because during a state '1' SYSREF , this one is captured on a rising edge DEVCLK and during the following state '1' SYSREF, this one is captured on another rising edge DEVCLK ? can ADC12J4000 never to receive a signal SYNC from FPGA, receiver of lanes JESD ?