• State Resolved
  • Locked Locked
  • Replies 5 replies
  • Subscribers 46 subscribers
  • Views 620 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC2900: About the use of DAC2900

Yatao Ling1
Expert 1840 points
Part Number: DAC2900
Other Parts Discussed in Thread: DAC5652

Hi, TI experts.

    This is the first time I use high-speed DAC, hence, I have some problems to consult you.

1. Its datasheet page5/22 gives timing diagram. It shows that (including settling time), every data converting requires around 40ns. Then, is the device's 125M SPS actually not useful?

2. The datasheet recommends WRT and CLK lines connected together. I wonder, what devices can I use to generate the 125M clock signal?

3.Datasheet pp3/22's table gives "Output Compliance Range"- -1V to 1.25V(I also see this in DAC5652's datasheet. It seems all high-speed DAC has this parameter). This means that the resistor connected to Iout and its complementary must be small enough to keep the pin's voltage below 1.25V? Does it make sense to follow the pin by an op amp to amplify this voltage?

Regards

Yatao Ling

  • 0
    TI__Intellectual 2750 points
    Yatao,
    I have sent this to an engineer that will take a look at your questions
    Regards,
    Brian
  • 0 in reply to Brian2001
    Expert 1840 points

    Thx, I'll wait for reply.

  • 0 in reply to Brian2001
    TI__Guru* 91947 points

    Yatao,

    1. Its datasheet page5/22 gives timing diagram. It shows that (including settling time), every data converting requires around 40ns. Then, is the device's 125M SPS actually not useful? This number if for a settling within 0.1% of the final output. For settling up to 90% of the final output, this is typically 2ns.

    2. The datasheet recommends WRT and CLK lines connected together. I wonder, what devices can I use to generate the 125M clock signal? Place a post on the TI clock forum for more info regarding this.

    3.Datasheet pp3/22's table gives "Output Compliance Range"- -1V to 1.25V(I also see this in DAC5652's datasheet. It seems all high-speed DAC has this parameter). This means that the resistor connected to Iout and its complementary must be small enough to keep the pin's voltage below 1.25V? Does it make sense to follow the pin by an op amp to amplify this voltage? Yes, either an amplifier or a transformer are normally used to get more amplitude out of the DAC.

    Regards,

    Jim

  • 0 in reply to jim s
    Expert 1840 points
    Thanks for your reply.
    Besides, as to the pcb layout, will following your EVM design be ok?
    Regards