• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 425 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC38J84: How to set Coarse Delay

KAEDE KUDO
Expert 2700 points
Part Number: DAC38J84

Hello, 

My customer has a question about DAC38J84.

[Q]
Could you tell me how to set Coarse Delay?
I am transmitting the following Regiser, but the setting is not reflected.
config15  Add:0xF  Bit 15:14  output_delayab
I am observing the output of DACA and DACC.
Are there any other necessary settings and procedures?

Thanks for your cooperation.

Best Regards, 

Kaede Kudo

  • 0
    TI__Guru* 91947 points

    Kaede,

    The coarse delay mentioned above has a very fine resolution. When testing with a DAC clock of 737.28MHz, the range of the delay (0-3) was 0 to 4ns.

    Regards,

    Jim

  • 0 in reply to jim s
    Expert 2700 points

    Jim,

    Thanks for your reply!

    I understood the coarse delay.

    My condition is as follows.

    <condition>
    DAC CLK = 921.6MHz
    I check the output od DACA and DACC with an oscilloscope.
    I send the register (config15 Add:0xF BIt15:14 output_delayab 0→3Clock cycles)
    However, I could not confirm that the output was delayed.

    Could you tell me the Register or procedures necessary to set Coarse delay.

    Best Regards,

    Kaede Kudo