Hi,
Customer is using ADC12J4000EVM, then I have a question about ADC Test Pattern. The ADC sent the ADC Test Pattern, however, the FPGA received the different data as follows. Please let me know the root cause of this issue.
transmitted data *ADC Test Pattern
FPGA received data
Best Regards,
Toshiyuki