The TI E2E™ design support forums will undergo maintenance from Sept. 28 to Oct. 2. If you need design support during this time, contact your TI representative or open a new support request with our customer support center.

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS5474-SP: Current Consumption at 200MSPS

Part Number: ADS5474-SP
Other Parts Discussed in Thread: ADS5463-SP, ADS5400-SP, ADS5444-SP

Hello,

Can you check the characterization data for the ADS5474-SP?

One of our customers plans to running this converter at 200MSPS. However, all the current consumption specifications in the datasheet are measured at 400MSPS.

We would like to fill in this table:

Power Supply

Sample Rate = 400 MSPS

Sample Rate = 200 MSPS

Typical Current

Maximum Current

Typical Current

Maximum Current

DVDD3 (3.3v)

0.075A

0.085A

?

?

AVDD3 (3.3v)

0.185A

0.210A

?

?

AVDD5 (5v)

0.338A

0.380A

?

?

Total Power

2.548W

2.874W

?

?

Regards,
Ryan B.

  • Hi Ryan,

    This topic has been addressed before on E2E but not sure it was ever associated with the ADS5474-SP specifically. The ADS5400-SP, ADS5463-SP, ADS5444-SP, and ADS5474-SP are all bipolar data converts in which power consumption does not scale with sampling clock. Below is previous post.

    "I think you'll find in general that our CMOS data converters will draw less power at lower sampling rates while our bipolar data converters have fairly flat power consumption across sampling frequency. In our bipolar data converters, much of the internal circuitry is set up where current flows through one path for a logic state or through another path for the other logic state, but the current always flows regardless and so the power consumption is pretty constant. CMOS logic in contrast is usually setup such that logic nodes need to charge or discharge a parasitic capacitance when changing state and so there is little current draw when the logic is not switching. Even in our CMOS data converters there is still an element of the design that is constant current, and so the power consumption scaling with frequency is not absolute. LVDS outputs for example if they are truly current-mode are a constant 3.5mA current that flows from one terminal to the other terminal for a logic '1' or the current flows the other way for a logic '0'. "

    thanks
    Christian