This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12J1600: ADC12J1600 to KC705 FPGA: Verilog code

Part Number: ADC12J1600

Hello again,

Thank you for helping me resolve the functionality issue with ADC. It works just fine now.

The next part of the project is to read the ADC data and apply our algorithm on it. The HSDC pro helps read and plot the data to measure performance. However, I need the data in the FPGA so that I can access it.
I tried looking at the firmware titled TSW14J10_KC705.svf to see if the code helps me do that. The .svf synthesized from the hdl code did no help me code the FPGA. 

Is it possible to get access to the HDL code for the data reading/capturing part of the firmware? It will be really helpful and cut down the project timeline.

Thank you,