Hello!
ADC 5402 has a decimation mode. This is described in the datasheet on the ADC in Figure 38.
What frequency will be at the outputs of DACLKP(N) and what mode (DDR or SDR) will be when the decimation mode is on?
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hello!
ADC 5402 has a decimation mode. This is described in the datasheet on the ADC in Figure 38.
What frequency will be at the outputs of DACLKP(N) and what mode (DDR or SDR) will be when the decimation mode is on?