• State Resolved
  • Locked Locked
  • Replies 4 replies
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 366 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS4125: ads4125 lvcmos clk

pablo glas
Prodigy 40 points
Part Number: ADS4125

hi,

i what to sample a fast single pulse analog signal .

sample rate 100MSPS with ADS4125 Parallel CMOS Interface

an FPGA is interface with the A2D

i want to connect a lvcmos 100Mhz clk to the FPGA and A2D 

the A2D and the FPGA need to be clk synchronize

questions

1. can i use one low jitter clk 100Mhz 1.8V connected to zero delay buffer 1:2 (1 in , 2 out) 

the zero delay buffer will drive 1.8v 100mhz clk to the FPGA and the A2D

2.to sample a fast single pulse is it a problem to use a single ended clk in insted of differantial clk

3. VCM is connected to CLKM is single ended clk input

will VCM be noisy because of that?

regards

pablo

CLK.docx

  • 0
    TI__Guru* 91947 points

    Pablo,

    1. We suggest you route the clock only to the ADC and use the CLKOUT from the ADC to clock the data into the FPGA using the rising edge.

    2. The part performance will be better with a differential input clock, but since you are only sampling a pulse, the single-ended clock input may be good enough.

    3. This should not be an issue. I would suggest using two caps for this. Place one cap near the VCM pin and the other near the CLKM pin.

    Regards,

    Jim 

  • 0 in reply to jim s
    Prodigy 40 points

    hi jim,

    thanks for you answer

    question about answer 1

    i need the fpga and a2d to be clk synchronize to determine the sample in time for fpga

    if the clks are separated there is a time uncertaintyof 1 clk .

    is a low jitter zero delay buffer (1:2) a good solution for a low power system  or  is thare a better solution 

    2.

    just to be sure 1.8V clk LVCMOS voltage level is to be connected as clk input?

    regards

    pablo

  • 0 in reply to pablo glas
    TI__Guru* 91947 points

    Pablo,

    A low jitter zero delay buffer is probably a good idea. I would still use the ADC output clock to register the data inside the FPGA though.

    Yes, a 1.8V LVCMOS level clock input will work.

    Regards,

    Jim

  • 0 in reply to jim s
    Prodigy 40 points

    hi jim,

    thanks for you answer

    regards

    pablo