• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 302 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC3283: de-interleave

Amy Luo
Expert 6890 points
Part Number: DAC3283

Hi team,

Can you explain the de-interleave function in the block diagram? One of my customers asked this question. I didn't find a description in the datasheet.

Best Regards,

Amy Luo

  • 0
    TI__Guru 66014 points

    Hello Amy,

    The DAC3283 LVDS bus only have 8 LVDS receivers for the 16-bit wide I and Q signal. Therefore, the 8 LVDS data transfer has to be byte wise interleaved data bus operation. This is shown below.

    You can see it takes two DATACLK cycle to latch in 16-bit I and Q signal (1 sample).

    Therefore, the data input must be "de-interleaved" by internal logic into signal 16-bit I and 16-bit Q. This process is done natively in the DAC3283 logic, and no additional user configuration is required.