• State TI Thinks Resolved
  • Locked Locked
  • Replies 2 replies
  • Answers 1 answer
  • Subscribers 48 subscribers
  • Views 327 views
  • Users 0 members are here
Support feedback
Options
Options
Related

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC12DJ3200: working of time-stamp signal

Mayank Mishra
Intellectual 880 points
Part Number: ADC12DJ3200


Customer would like to know the working of time-stamp signal of ADC12DJ3200.

I want to know the operating frequency of time-stamp signal.

Whether the frequency of time-stamp signal varies with sampling frequency.

OR 

Is it just logic i.e., time-stamp only required to be made high(1) or low(0) for all sampling frequency range.

I am planning to use Si5330 buffer in HCSL mode for interfacing FPGA and ADC12DJ3200 for meeting the common mode voltage and swing requirement of time-stamp signal pins.

The thing is Si5330 supports frequency range of 5-250Mhz only.

So if I use Si5330 for time-stamp pins of ADC12DJ3200, then I need to operate time-stamp signal in the frequency range of 5-250Mhz only.

  • 0
    TI__Guru* 91947 points

    Mayank,

    We are looking into this.

    Regards,

    Jim

  • 0 in reply to jim s
    TI__Mastermind 41270 points

    Hi Mayank,

    I apologize for the delay.

    The frequency of the time stamp signal is up to the user.

    For instance if you plan to sample at 3200MSPS, then the period = 0.3125nSec.

    If your time stamp signal is 250MHz, then the period = 4nSec

    This means the trailing LSB will stay "high" for 12.8 cycles or (4n/0.3125n) to indicate the sampled analog input signal.

    You can increase the frequency of the time signal if you choose in order to minimize the number of cycles that are indicated high.

    Hope this helps.

    Regards,

    Rob