This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW40RF82EVM: TSW40RF82EVM DAC clock mode

Part Number: TSW40RF82EVM

Hi,

What should be the jumper settings if i wanted to 1) use external DAC clock at J8 and 2) use internal PLL clock? Could you provide photos if possible?


Thanks,

Steve

  • Hi Steve,

    We are looking into it and will get back to you soon.

    Regards,

    Neeraj

  • Hi Steve,

    Have you had a chance to look at page 8 of the TSW40RF82EVM User's Guide? This explains how to configure the TSW40RF82EVM for external clocking.

    Best Regards,

    Dan

  • Hi Dan,

    I thought those are the settings for the ADC clock. Do the jumper settings also apply to the DAC portion?

    Thanks,

    Steve

  • Hi Steve,

    Section 5.4 applies to the ADC, but I believe section 5.5 only applies to the DAC. Just to be certain, you want to use an external clock for the DAC, but you want to use the DAC's internal PLL?

    Best Regards,

    Dan

  • Hi Dan,

    I first tried the DAC with an external clock source and followed section 5.5 and it did not work. So I followed the jumper setting in section 5.4.4 and the board still does not work. 

    After this, I tried the DAC with the internal PLL generated clock and it did not work. 

    So I am hoping someone can confirm the if there is a jumper setting when using an external clock for the DAC.


    Thanks,

    Steve

  • Hi Steve,

    Thank you for your patience as I continue to look into this issue.

    Best Regards,

    Dan

  • Hi Steve,

    What frequency would you like to use for the external DAC clock input? The GUI defaults to 368.64 MHz for the DAC PLL frequency, so that is what I have been using for testing.

    If the defaults are loaded in accordance with the User's Guide, you can observe that a 1.960 GHz signal is coming out of the DAC (section 4.1). If you then select the single ended clock source (in accordance with section 5.5),

    return to the "Quick Start" tab, and click "PLL Auto Tune".

    You will notice that the PLL does not lock. Now, provide a 368.64 MHz signal to J1, and click "PLL Auto Tune". You will see that the DAC output returns to 1.960 GHz.

    Best Regards,

    Dan