This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.


Part Number: TSW14DL3200EVM

Hi, I would like to ask for the reason for Lane sync workaround described in pdf packed with the design in section 6.3 (TSW14DL3200 ADC REFERENCE DESIGN.pdf). Is the lane matching that bad? Or is there some problem with VAR DELAY adjustment in HSSIO IP?