Hi, I would like to ask for the reason for Lane sync workaround described in pdf packed with the design in section 6.3 (TSW14DL3200 ADC REFERENCE DESIGN.pdf). Is the lane matching that bad? Or is there some problem with VAR DELAY adjustment in HSSIO IP?
- E2E™ design support >
-
Forums
- Amplifiers
- Audio
- Clock & timing
- Data converters
- DLP® products
- Enterprise Automation Integration
- Interface
- Isolation
- Logic
- Microcontrollers
- Motor drivers
- Power management
- Processors
- RF & microwave
- Sensors
- Site support
- Switches & multiplexers
- Tools
- Wireless connectivity
- Archived forums
- Archived groups
- Technical articles
- TI training
- Getting started
- 简体中文
- More
- Cancel
-
Ask a related question
What is a related question?A related question is a question created from another question. When the related question is created, it will be automatically linked to the original question.
