Hello,
is the any Information on how much the zero-scale offset differers between channel A and B on the same chip?
I have not found that Information in the datasheet. So I would assume the worst case from one output being at the lower end of the Zero-scale error and the other at the upper end. That would be 48 mV according to the datasheet.
Am I right or can you narrow it a bit down?
Thanks