Hello.
We're going to use two ADC09QJ1300-Q1 in design.
We want to use PLLREFO outputs from the first ADC to send the clock to CLK inputs of second ADC.
The question is about clock stability and jitter.
Will this clocking method meet the requirements of JESD204B?
