Do we have an example code of JESD204 in Verilog DHL
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Maka,
Here is the link to JESD reference design which you can use as starting point. The example is with Xilinx KCU105 and there is another with Arria10.
The design example are located More literature.
Regards,
Neeraj