Hi Team,
A customer noticed at page 10 of the datasheet that the output delay from the falling edge of SCLK to SDO or SDIO is 75ns minimum. He thinks it should be 75ns maximum. Can you please confirm this value?
Regards,
Danilo
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi Team,
A customer noticed at page 10 of the datasheet that the output delay from the falling edge of SCLK to SDO or SDIO is 75ns minimum. He thinks it should be 75ns maximum. Can you please confirm this value?
Regards,
Danilo
Hi Danilo,
I apologize for the delay. I saw this and I am working on verifying this information.
Regards,
Rob
Hi Danilo,
I apologize for the delay. This is correct, many "older" datasheets with timing specification specified this the min's and max's opposite as if you were to take the reciprocal of the time spec, it would be the min in this case.
I believe they try to give you reference of this if you look at the SCLK specifications....
Hope this helps....
Regards,
Rob