• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 536 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

Original question:

TSW14J56EVM: A question about "bin_ch_data" input port.

TSW14J56EVM: How to configure ADC34J45 and LMK04828 SPI via FMC in ADC34J45EVM

Liu Yang
Expert 7575 points

Part Number: TSW14J56EVM

Hi Team,

We would like to configure the SPI settings of "ADC34J45" and "LMK04828" via FMC on the evaluation board "ADC34J45EVM". However, in the schematic, SPI signals of FMC, USB, "ADC34J45" and "LMK04828" are all connected to CPLD "5M80ZT100". In order to set SPI of "ADC34J45" and "LMK04828" from FMC, what kind of control should be performed on the following signals "FMC_SCLK", "FMC_SDIO", "FMC_SDO", "FMC_SEN_ADC", "FMC_SEN_LMK", "FMC_B5" and "FMC_B6" connected from FMC to CPLD?

Beat Regards,
Tom Liu

  • 0
    TI__Guru* 91947 points

    ADC3xxxEVM CPLD Code.zipTom,

    To use the CPLD in FMC mode, the user would have to move the jumper on JP8 to pins 1-2. Next the signals coming from the FMC connector will have to meet the SPI protocol of both the ADC and LMK for register writes. To do a register read, the signal "FMC_DIR_CONTROL" would have to change. The CPLD has not been tested in this mode. For your reference, the CPLD code is attached. If there is an error in it or you would like to modify it, the new firmware can be download to the CPLD using connector J19. This CPLD basically is acting as a mux with most signals just passing through from input to output pins.

    Regards,

    Jim