• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 245 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADS42LB49: Clock source suggestion for the ADC

Mahmoud Zannerni62
Intellectual 655 points
Part Number: ADS42LB49
Other Parts Discussed in Thread: CDCE62002

Hello,

I am working on a design and planning to use ADS42LB49 at 200 MHz sampling rate.

I though about using CDCE62002 as clock source, but the jitter seems a bit high for the ADC?

Is there any suggestion on best method to clock the ADC, is it best to use square wave or sine as a clock source?

Regards,

Mahmoud

  • 0
    TI__Guru* 91947 points

    Mahmoud,

    Most of our newer high speed ADC use clock device from the LMK family, such as the LM04828. You will need to figure out how much SNR performance you need out of the ADC. From this, you can figure out the jitter requirements of the clock source. Please see attached for more info regarding this. Most of these high performance clock devices have several options for the output. We normally use differential LVPECL as this gives a higher amplitude than LVDS. At higher  IF's, this ADC has better performance with a higher amplitude clock.

    I would suggest you post this to the high speed clock forum to get more recommendations.

    Regards,

    Jim 

    1440.Clocking High Speed Data Converters - 3_17_2013.pptx