Hello,
We are looking for guidelines for the length matching for the DAC3484.
1) Please advise on the tolerance to be maintained for the data, parity and dataclk lines
2) frame, sync, ostr lines
Regards,
This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Hi,
the timing requirement and the delay necessary should match the setup/hold time requirement per discussed in section 6.8 of the DAC3484 datasheet. There are internal clock delay and data delay blocks available to help optimize the setup/hold time.
-Kang