• State TI Thinks Resolved
  • Locked Locked
  • Replies 1 reply
  • Answers 1 answer
  • Subscribers 46 subscribers
  • Views 267 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC8532: DAC8532

SANTHOSH RAJAGOPALAN
Prodigy 80 points
Part Number: DAC8532

Hi,

I am currently using DAC8532IDGK in the design.

Our VDD rail is 3V3 and Vref rail is 3V.

My question is below:

Due to other consideration in the overall design, Vref  =3V will arrive first on the DAC before VDD.

In this "dt" time between Vref =3V applied and VDD being applied at the DAC, we need to clarify on the below information:

When Vref=3V is applied, does any voltage appear on VDD rail itself?

Elaborating my question: "dt" -> time defined when Vref=3V being applied on DAC and when VDD =3V3 is not applied.

During this "dt" time, does any voltage appear on VDD pin due to 3V available on the Vref rail?

Hope question is clear.

Please help to clarify on this at the earliest as we need this information urgently.

Thanks a lot.

Thanks and Regards,

Santhosh

  • 0
    TI__Mastermind 18816 points

    Hi,

    As such there is no specific power supply sequencing for this DAC.

    As a general rule, we prefer to have Vref comes after supplies are stabilized, since we have ESD diodes to VDD from Vref pins. Since VDD is not up ( assuming its at zero Volts), in your case, I don't see any voltage appearing on  VDD, since those diodes will be reverse biased anyway.

    Regards,

    AK