This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

DAC900-Q1: Design a PCB with DAC900-Q1

Expert 1250 points

Replies: 3

Views: 340

Part Number: DAC900-Q1

Hi TI expert,

I've designer a PCB with DAC2900, 125MHz clock, based on your EVM file's instructions. Now, I decide to turn to DAC900-Q1, 165MHz clock. 

My DAC2900 works well. Its clock is fed by FPGA's PLL and its 10 inputs are buffered by R-pack.

An EVM file is provides for DAC900 or DAC900-Q1.But, unfortunately,  this file hardly provides any detailed componnet usage or PCB's schemtic. 

I wonder if I apply my schematic designs of DAC2900 to DAC900, will this work? And is such R-pack very neccesary? Considering my application requeires high clock rate, but input data changes relatively slow, at a change rate of once per 100 nanoseconds.

Regards

Yatao

  • Hi Yatao,

    Please see the attached design files for the DAC900EVM. Hopefully, this will be useful for your upcoming design.

    DAC900_DesignPkg.zip

    As for the resistor pack, I believe it is a safer route to have some series resistance in line with the CMOS data, but is ultimately a design choice you will need to make.

    Best Regards,

    Dan

  • In reply to dBrock:

    Hi Dan,
    Thx!

    By the way, the schemtic shows two SN74LV245A are used between the DSP output and the DAC input.

    Is this just to amplify DSP's output current? I tend to use FPGA to drive input signals to DAC900, and SN74LV245 is unnecessary in this circumstance, right?

    Regards

    Yatao

  • Guru 52015 points

    In reply to Yatao Ling:

    Yatao,

    Yes.

    Regards,

    Jim

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.