This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
We have an ADS5483 on our pcb and I would like to know how we can detect if the ADC is saturated. I don't see any status signals on the part. Here's our signal flow in a few words: Antenna -> Mixer to downconvert signal -> ADC on pcb -> FPGA.
This device did not get an output for an over-range indicator when it was defined and designed. You would have to put logic in the FPGA to look for output codes that match the minimum sample (0000 0000 0000 0000) or the maximum sample (1111 1111 1111 1110 for this device, I believe).
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Richard Prentice:
Thank you for the prompt replys. Regarding the minimum sample and max sample you've mentioned above I take it that these two values should not occur when the ADC is not overdriven to saturation. Then, I can use these as qualifiers to catch the saturation condition? So probably if within a certain number of consecutive samples if I have either of those codes occur I'm guaranteed that the frame is indicating ADC saturation.
Is there another way that people can detect ADC saturation?
I'm pushing the ADC samples into a fifo and then reading the fifo samples and pushing the read data into a module that converts it to a 2's complement format. Afterwards I take the fft of the data.
In reply to PeterH:
These minimum adn maximum samples could very well be valid, so if you were to do a comparison to see if the sample = the min value or the max value then the result would have to be considered as a 'greater than or equal to overrange', and not just 'greater than'.
But I don't have a better suggestion. Looking for two or more samples at max or min would only work if you know you have a low frequency input. High frequency input could well produce an overrange sample for a single sample. But if you do know that the input bandwidth is low relative to Nyquist then two or more samples at max or min would have to be overrange.
I don't have a better suggestion.
Thank you for your suggestion of using the ADC min and max values. I'm going to implement this in my fpga to keep track of any ADC saturation occurrences.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.