This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

AFE5807 LVDS interface

Prodigy 20 points

Replies: 3

Views: 647

Hi,

I am using a Zedboard evaluation kit along with FMC-DAC adapter and the AFE5807EVM from TI.

I would like to create a system that reads the LVDS output channels of the AFE5807EVM  from the Zedboard FMC pins. I have read the following document from TI that explains how capturing data correctly

http://www.ti.com/lit/an/sbaa205/sbaa205.pdf

However I am confused about how do this in the FPGA

Can anyone help me with a sample of  VHDL code or project(Vivado or EDK) for the LVDS interface in AFE5807EVM?. 

Thanks in advance

Cesar

  • Cesar,

    We have received your post and hope to have a response back to you soon.

    Amy Schnoor

    HealthTech

    Mixed Signal Applications

    Our TI Medical E2E Forum is a large and dynamic support community!

    As we research and answer your post, please consider searching the Forum for similar posts/answers.

    And as always, please help us by verifying your post once we satisfy your questions.

     

  • Cesar,

    We can only provide an LVDS reference of Verilog under offline. Could you tell me your mail address to send the code?  But it is distributed on an AS IS basis, so we will not support detailed questions about the code.

    Regards,

    Takashi Onawa

  • In reply to Takashi Onawa:

    Hi


    Ok, my email is cesar.gutierrez@depeca.uah.es.

    Thank you for your attention


    Cesar

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.