This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

ADC3422 / SYSREF input

Guru 20090 points
Other Parts Discussed in Thread: ADC3422, ADC34J22

Hello,

Why does the ADC3422 have SYSREF input?
I think that SYSREF input is for JESD204B interface.
In the ADC34J22 datasheet, there are the timing description of SYSREF. But there is no discription in the ADC3422.

Should we float these pins and PDN SYSREF bit assert 1?

Best Regards,
Ryuji Asaka

  • Hi Ryugi
    The SYSREF on the LVDS devices are not used as they are in the JESD204B devices. The SYSREF in this case is used to reset the clock circuits within the ADC device to a known state so that you can synchronize multiple devices.

    The SYSREF for the LVDS devices should be tied logic low. In this case you may tie both SYSREFP/M to gnd. You may also float the pins and enable the DISABLE SYSREF BUF setting.

    Ken