I am interfacing to the ADS4229 with a Xilinx Spartan 6 FPGA. I have implemented a SPI master in the FPGA to configure the ADS4229 registers @ 14.7 Mhz. When trying to read back from the ADS4229 register, the SDOUT line is always "low". Not sure if it is a writing or reading problem?