This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC39J82 - JESD204B Xilinx core settings

Other Parts Discussed in Thread: DAC39J82, LMK04828Part Number: DAC39J82

Application: Digital SDR

Question type: Development and troubleshooting

Support topic: /Tools & software/Help me with an issue/Design Kits / Evaluation Modules / Boards/Software issue/

Description of the problem: I'm looking at the TIDA-009966 Eval board. We are using the DAC39j82 with a Xilinx Zynq30 (speed grade -2) with 4 lanes. How would I determine what the settings for the JESD204B core for the Xilinx chip should be?