This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

FAQs - AFE5801 / AFE5804 / AFE5805 / AFE5807 / AFE5808A / AFE5809 / AFE5812 / AFE5816 / AFE5818 / AFE58JD16 / AFE58JD18 / AFE5851 / ADS52J90 / ADS5292 / ADS5294 / ADS5295

Mastermind 34275 points

Replies: 1

Views: 9014


  • How to create an ultrasound system from TI’s ultrasound portfolio?

The signal chain would be TX517 -> transducer -> AFE58XX -> TSW1400.


  • To support SONAR applications, what are the modifications to be done in AFE5809 from the standard Ultrasound setup?

The LNA’s DC offset correction circuit consists of a HPF with a corner frequency set by CBYPASS that has to be changed to 1uF in order to prevent attenuation of the input signal for signals <100kHz.


  • Suggest Ultrasound transducers that can be used with TI Ultrasound devices.

Gemetal Medical Transducer from Sound Technology for US.

Vermon Transducer Company for Europe.



  • Is the FPGA firmware / source code available for the TSW14xx boards?

The FPGA firmware source code for the TSW1400EVM can be accessed from the TSW1400EVM product folder at


  • What are the recommended guidelines to use the ADS529xEVM, AFE58xxEVM with any FPGA board?

Here are some resources to assist with deserializing serial LVDS data on the receiver side.


  • Please provide details about the Adapters from HSMC (Altera) and FMC (Xilinx) to interface to TI serial LVDS connectors

The following TI adapters can be used with our serial LVDS AFExx and ADSxxxx devices to interface with Altera and Xilinx FPGA boards.



  • How to access the coefficient memory for the filter coefficient in AFE5809?

 For Coefficient memory accesses, the SPI write is different than a standard SPI write of 24 bits. It will be a single SPI cycle access of 120 bits (8 bits of address followed by 112 bits of data with MSB first) The SEN signal should be low for the entire write time.


  • How to load the saved settings at startup in AFE5809? Will the profile ram hold the configuration values after power off?

User-defined device settings cannot be used to configure the AFE5809 at startup but specific configuration steps can be saved in a CMD file by using the GUI’s “record command” and “save command” features.


  • How to terminate SYNC_SERDES, SYSREF_SERDES signals in ADS52J90?

SYNC and SYSREF pins’ termination were recently updated to the architecture below in order reduce glitches and false triggers.


  • What should we do with unused JESD CML outputs pin, CLK_1X, CLK_16X input pins?

Unused JESD CML pins, CLK_1X, CLK_16X, NC pins can be left floating.

  • Should we buy the interposer card to connect to AFE5801EVM to TSW1400 board?

The AFE5801 EVM ships with the adapter card for the TSW1400EVM.  It does not need to be ordered separately.


  • Provide details about the TX517 EVM power supplies and their functions.

The TX517 EVM requires all 11 power supplies and their functions are listed in the datasheet pin description section.


  • True digital TGC devices (e.g. AFE58JD16) with accurate timing of when channel gains are changed vs SPI-controlled TGC devices.

Digital control of TGC via SPI intended for fixed attenuation/testing. Analog control TGC is piecewise linear but it is possible to specify the timing of uniform and non-uniform time gain control using programmed settings on our AFE5801, AFE5851, AFE5816, AFE58JD16 devices.


  • Details about LVDS bit and Frame clock of ADS52xx and AFE58xx devices.

The LVDS bit clock and the frame clock scales down based on the decimation factor.

The LVDS bit clock frequency (LCLK) is dependent on the sample rate and the type of wire interface (1-wire or 2-wire). And the sample rate is factor of the input clock rate and the decimation factor.


  • Details about saving data and triggering continuous capture for TSW14xx.

The TSW14xx temporary time domain data can be accessed in this location: C:\Program Files (x86)\Texas Instruments\High Speed Data Converter Pro\ADC temp.bin


  • Differential input voltage swing vs single-ended signal pk-pk voltage.



  • What are the input reference clock jitter requirements for ADS52J90?

1ps typical jitter for clock source acceptable for the device.


  • How to select the option to select the analog ADC inputs for AFE5809GUI, AFE5812GUI as opposed to test patterns?

Test pattern “none” means Analog signal input as opposed to ramp, sine, etc patterns.


  • Why should we isolate the analog and digital power supplies?

Ideally, these supplies are kept separate to reduce risk of cross coupling from digital to analog domain.  However, it can be done if care is taken in providing good power supply filtering close to each power  DUT pin before combining to the central supply



  • How to bias the AFE inputs when they are DC coupled?

We can’t externally bias our ADC inputs as they are already internally biased to a specific voltage.



  • What is the maximum aperture delay per AFE channel and its contributing factors?

Typical aperture delay is specified in the corresponding device datasheet. It has both digital (clock skew between channels, device variation from lot-to-lot) and analog contributing factors (internal HP, LP filter variations in propagation delay).


  • Please provide details about the 2-wire mode in ADS5294.

The ADS5294 is an 8 analog channel device therefore there are only 8 SMA's for the analog inputs.  It is the digital output that can be used in 1-wire or 2-wire mode.  In 1-wire mode there are 8 LVDS differential pairs corresponding to the 8 analog inputs.  In 2-wire mode, there are 16 LVDS differential pairs with each analog input getting 2 outputs.



  • Is it possible to connect AFE5801 to a PC and control setup using Labview?

The output of the AFE5801 is serial LVDS at 0.5Gbps or more.  You would have to find a PC interface that can capture data that quickly.


  • T/R switches for ultrasound

The TX810 is the only solution that our Medical Ultrasound team has for this type of application. It is our only T/R Switch.



TI makes no warranties and assumes no liability for applications assistance or customer product design. You are fully responsible for all design decisions and engineering with regard to your products, including decisions relating to application of TI products. By providing technical information, TI does not intend to offer or provide engineering services or advice concerning your designs.

1 Reply

  • Hi Praveen,

    Thanks for posting this information.


This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.