• State Resolved
  • Locked Locked
  • Replies 1 reply
  • Subscribers 46 subscribers
  • Views 761 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TLV2553: D OUT has slow sloping edge corresponding with Chip select

shiwei luan63
Prodigy 140 points
Part Number: TLV2553

I got a quite wired problem with TLV2553, please view attached picture.

When the Chip Select (Pin 15) goes from LOW to HIGH at the end of transaction, there is a very slow edge on DATA OUT (Pin 16). 

I do have external pull up resistors to 5V on all the lines, and I am probing at the connection of 10K and 49.9 Ohm labeled as "Probe Point".

  • 0
    TI__Genius 16890 points
    Hello Shiwei,

    When CS goes high the DOUT pin goes to a high impedance state. This can cause the slow edge that you see. It will not affect communication because when the the master brings CS high, it also stops looking at the signal on DOUT.
    Also, since this is using SPI for communication, the pull up resistors are not needed.

    Mike