This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

DAC38J84: Question about speed

Part Number: DAC38J84
Other Parts Discussed in Thread: DAC37J84EVM,

Thank you for your quick response.

Then, there is another confusion. In Table 11, if, for each channel number of bits is 16 and sampling frequency is 1.23GHz, then the required data through SERDES is 4*1.23G*16=78.72Gbps. But this doesn't match max f_serdes in Table 11. Am I wrong anywhere?

 I would like to use DAC37J84EVM on my Xilinx KC705 development board. 

Is there any application note or tutorial about the interface protocol between them?

Thanks

Weiyu