• State TI Thinks Resolved
  • Locked Locked
  • Replies 3 replies
  • Answers 1 answer
  • Subscribers 47 subscribers
  • Views 281 views
  • Users 0 members are here
Support feedback
Options
Options
Similar topics

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

TSW14J57EVM: TRIG IN - Adjustable level

Takuma Ito
Expert 5200 points
Part Number: TSW14J57EVM

hello, 

could you tell me how to change the input level of J13? I want to input 3.3V level to TRIG_IN. 

  • 0
    TI__Guru* 91947 points

    Takuma,

    For 3.3V level input signals, on switch SW7, turn on switch 4 and turn off the other three switches.

    Switch SW7 controls the voltage used by the FPGA bank that the TRIG signals are connected to. The available voltages are as follows:

    SW1 ON, SW2, SW3, SW4 OFF = 1.4V

    SW2 ON, SW1, SW3, SW4 OFF = 1.8V (default)

    SW3 ON, SW1, SW2, SW4 OFF = 2.5V

    SW4 ON, SW1, SW2, SW3 OFF = 3.0V

    Only one switch should be ON. Other values can be obtained but the user would need to swap out a resistor. See sheet 31 of the attached schematic. Care must be taken to not create a voltage that is outside the specified allowable values of the FPGA.The FPGA maximum specified input voltage for VCCIO is 3.15V

    Regards,

    Jim

    TSW14J57EVM-SCH_E.pdf

  • 0 in reply to jim s
    TI__Expert 5200 points

    Hello Jim 

    thank you. so you cannot use the 3.3V IO into this EVM? 

    Do i need to set the VCCIO of trigger source below 3.0V, or level shifting? 

    Ito

  • 0 in reply to Takuma Ito
    TI__Mastermind 43860 points
    Hi Ito
    You are correct, 3.3V IO is not possible.
    3.0V is the maximum nominal supply voltage for the Arria 10 FPGA Vccio circuitry.
    Please refer to Table 3 in the Arria 10 datasheet for the recommended operating conditions of Vccio.
    www.intel.com/.../a10_datasheet.pdf
    Because of the FPGA IO voltage limitations I recommend using an external resistor divider to reduce the voltage to an acceptable level.
    Best regards,
    Jim B