This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
ADS1255: DOUT is not output issue
Part Number: ADS1255
Please help me answer the follow question from my customer, thank you so much.
How long(what sec) is the DRDY periods under the following conditions? The main fCLKIn is 7.68MHz. Sampling is 15kHz.
Best Regards,Tom Liu
The /DRDY period (time between /DRDY falling edges) should correspond with the Data Rate. Therefore, at 15 kSPS, the /DRDY periods will be 1/15k = 66.667 us.
However, note that the time to the first /DRDY falling edge will be slower, according to the settling time shown in Table 13 of the ADS1255 datasheet. For the 15 kSPS data rate, the first /DRDY will occur at 250 us after a new conversion. The reason for this is that the SINC5 digital filter is a type of moving average filter that must accumulate multiple samples before it can calculate an average result.
Best regards,Chris HallApplications Engineer | Precision ADCs
Check out these helpful resources...TI Precision Data Converters | TI Precision Labs - ADCs | Analog Engineer's Calculator | Data Converters Learning Center | Selection Guide
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to Christopher Hall:
Thank you for your answer very much. My customer rose a further question and could you please see it?
I consider the DRDY periods as below figure(the Japanese means conversion time),How long is the conversion time?If you have a Equation for conversion time, please let me know.
【Conditions】The main fCLKIn is 7.68MHz. Sampling is 15kHz.Differential input using AIN0 and AIN1.No Channel switch.
In reply to Liu Yang:
The time between ADC conversions will be most consistently described by the time between falling edges, for two reasons:
If the ADS1255 is continuously converting, then the time between /DRDY falling edges will be the period of the data rate.
However, if the ADC is MUXing or if the conversion is restarted, then the time for the first conversion (or next conversion after switching channels or restarting) will be given by Table 13. The first conversion result is always delayed because the digital filter is averaging multiple conversions and needs to collect multiple samples before it can provide a "settled" conversion result.
Because I don't understand your answer very well, please allow me to confirm it again.
Is /DRDY periods the time between the two rising or falling edges as shown in the figure attached?Which part of the graph is SETTLING TIME?How long is the conversion time (/DRDY High level duration), or the length is uncertain? in my opinion,while Continuously Converting, its length should be a certain value.
I'm sorry to disturb you again.
The /DRDY falling edge signals that a conversion is complete; therefore, use the period between the /DRDY falling edges to determine the data rate.
Settling time is how long it takes the digital filter to output a "settled result" when starting a new conversion OR when an input step change occurs. When starting a new conversion, you'll notice that the time it takes for the first /DRDY falling edge to occur will be longer than a typical conversion period.
The settling time is due to the fact that the digital filter is a kind of moving average filter that needs to collect multiple samples before the moving average has settled.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.