This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.

  • Resolved

DAC60004: SLAA869 - adding capcitor to Vref

Genius 3575 points

Replies: 6

Views: 157

Part Number: DAC60004

Dear Team

I'm following the design SLAA869 using DAC60004. I have a total of 4 Op Amps to create a uni-polar to bi-polar pulse.

As you see the schematic, initially, I have installed a 180nF capacitor connected to the REF pin for each of the output buffer circuits.

However, previously, I was noticed as;

"It is not necessary to include this capacitor for each circuit. A single 180nF capacitor for the REF pin is sufficient. In fact, there could be some stability risks associated with using 4x."

May I ask why extra capacitors cause stability risks, meaning the stability for the Op Amp?

Since I need to add extra Op Amps with a different DAC IC, I wish to know about this.

-Best Regards, David

  • Hi David,

    Thank you for your query. The capacitor at the reference pin doesn't create any stability risk to the op amps as there is a series resistor between the capacitor and the op amp pin. However, one capacitor should be fine for DAC60004.

    Hope that answers your question.

    Uttam Sahu

    Applications Engineer, Precision DAC

  • In reply to Uttam Sahu:

    Thanks.

    Then is this stable for the DAC's REF chip? The VRef 2.5V is provided by the DAC60004.

    I'm curious what is the criteria that one 180nF capacitor is fine when I'm using 4 channels.

    -Best Regards, David

  • In reply to David__:

    David,

    Unfortunately it doesn't look like the datasheet specifies a maximum capacitive load for the REF pin, but the EVM uses a 10uF || 1uF capacive load on REF, so your proposal of 4 180nF capacitors shouldn't be any issue. I do not believe the 150nF capacitor is a requirement for stability, but just a noise recommendation.

    I will double-check what I can find behind this.

    Kevin Duke, MGTS
    ADC Product Marketing Engineer

  • In reply to Kevin Duke:

    Hi David/Kevin,

    I verified this with the design team. The capacitor on the VREFIN pin connects to the internal buffer through a resistor. Hence, there is no general limit on the capacitance on this pin. Any value less than 10uF should be fine.

    Hope that answers your question.

    Regards,

    Uttam

  • In reply to Uttam Sahu:

    Thanks, Uttam!

    Uttam Sahu
    Any value less than 10uF should be fine.

    Before closing this, may I ask why is shouldn't exceed 10uF?

    -Best Regards, David

  • In reply to David__:

    Hi David,

    There is no specific limit on the cap. But we have checked 10uF on the EVM. So, I would recommend to limit it to this value.

    Regards,

    Uttam

This thread has been locked.

If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.