DAC5687: Interleave Bus mode operation
Part Number: DAC5687
I think Interleave mode is to input A and B data one after the other but fdata speed is double of A or B data. I think this is written in figure 50.
DAC5687 interpolation is x2 tp x8. In Figure 49, DAC clock is 2x to 16x. I guess 16x means 2xfdata with x8 interporlation, I guess 2x means 2xfdata without interpolation.
I am confused about Figure 49. Clocking before interpolation is written FDATA. After x2 interpolation, 2FDATA is written. x2 interporation can be bypassed. I am not clear 2FDATA is after Interpolation or not.
I thought Interleave mode is to work below but I am getting to think DAC5687 may work differently.
Would you let us know what is the right interleave mode operation?
We are looking into your question, and will be back with you soon.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to dBrock:
Do you have any update?
In reply to Toshihiro Watanabe:
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.