This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: ADS5295
We have two ADS5295 in two-wire mode with the same input clock. The frame clocks, generated by chips, are 1/2 of input clock.
Often, after the start, these two ADCs are not synchronized - the second generates frame clock shifted by 180 degrees relative to the first.
Is it possible to achieve synchronous frame clock generation?
Thanks for using the ADS5295!
first of all, all ADS chips clock should be synchronized. then you can follow the datasheet decritpion of SYNC pin. you can put the device into the ramp pattern first for testing and make all chips ramp patterns are synchronized,
SYNCHRONIZATION USING THE SYNC PINThe SYNC pin can be used to synchronize the data output from channels within the same chip or from channelsacross multiple chips when decimation filters are used with a reduced output data rate. When decimation filtersare used (if the decimate-by-2 filter is enabled, for example), then effectively, the device outputs one digital codefor every two analog input samples. If the SYNC pulse is not used, then the filters are not synchronized (evenwithin a chip). When the filters are not synchronized, one channel may be transmitting codes corresponding toinput samples N, N+1, and so on, while another channel may be transmitting codes corresponding to N+1, N+2,and so on.To achieve synchronization across multiple chips, the SYNC pulse must arrive at all ADS5295 chips at the sametime (as shown in Figure 66). The ADS5295 generates an internal synchronization signal that resets the internalclock dividers used by the decimation filter. Using the SYNC signal in this way ensures that all channels outputdigital codes corresponding to the same set of input samples.Synchronizing the filters using the SYNC pin is enabled by default. No register bits are required to be written.The TP_HARD_SYNC register bit must be reset to '0' for this mode to function properly. As shown in Figure 66,the SYNC rising edge can be positioned anywhere within the window. SYNC width must be at least one clockcycle.In addition, SYNC can also be used to synchronize the RAMP test patterns across channels. In order tosynchronize the test patterns, TP_HARD_SYNC must be set to '1'. Setting TP_HARD_SYNC to '1' actuallydisables the sync of the filters.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.