This thread has been locked.
If you have a related question, please click the "Ask a related question" button in the top right corner. The newly created question will be automatically linked to this question.
Part Number: ADS62P49
I am seeing a fixed DC offset in the output of adc when it is set in LVCMOS mode vs when it is set in LVDS output mode. When I give input as sine wave of 10dBm 1MHz frequency, the output of LVCMOS mode is centered at 0 . However, when the adc output mode is set as LVCMOS, the output comes out above (2^13), though the shape is retained correctly. I am suspecting that the parallel LVCMOS mode is not removing the dc offset.
Also when I give no input to channel A, I am expecting the lower 2-3 bits to be triggered rest all should be 0. This is observed for LVDS mode, but in CMOS mode, 2-3 bits are triggered and rest all are fixed at HIGH.
Is there a way to overcome this issue or some register settings for ADC to be set. I have already tried 'Enable Offset Correction' for ADC but did not work.
We are looking into this.
We are glad that we were able to resolve this issue, and will now proceed to close this thread.
If you have further questions related to this thread, you may click "Ask a related question" below. The newly created question will be automatically linked to this question.
In reply to jim s:
Please see page 15 of the ADS62P49 datasheet at the link posted below. You will see that you have to selectively change the voltage applied to pins SCLK and SEN depending on which interface (LVDS or CMOS) and data format (2's complement or Offset binary) you are using. Verify that you are correctly setting the voltages as shown in Table 5 and Table 6 and verify that you get the expected results.
In reply to Yusuf%20Agoro:
In reply to prem dubey:
As mentioned in the prior message, on page 15 of the datasheet, instructions are shown for how to configure in parallel mode. Have you referenced them? First sentence states that RESET must be held high for parallel mode. have you confirmed this?
I believe the parallel configuration here refers to mode of configuring the adc register settings (either use serial pins or direct voltage on some pins to configure the modes) and not the type of output data.So what I have tried till now is serial configuration mode. For parallel mode you have suggested, what voltage should I apply on SEN for 2's compliment cmos parallel mode. And how do I apply this specific voltage using VHDL.
I am using zc706 carrier card
You can also adjust data format by properly programming register address x50. You can choose whether output data is formatted as 2's complement or offset binary as shown below. Reference page 25 of the datasheet.
Sir below is the register settings I am doing where first two letters are hex addresses of register and last two are data of register.
All content and materials on this site are provided "as is". TI and its respective suppliers and providers of content make no representations about the suitability of these materials for any purpose and disclaim all warranties and conditions with regard to these materials, including but not limited to all implied warranties and conditions of merchantability, fitness for a particular purpose, title and non-infringement of any third party intellectual property right. No license, either express or implied, by estoppel or otherwise, is granted by TI. Use of the information on this site may require a license from a third party, or a license from TI.
TI is a global semiconductor design and manufacturing company. Innovate with 100,000+ analog ICs andembedded processors, along with software, tools and the industry’s largest sales/support staff.